Abstract-With the rapid development of network protocol, TCP/IP has been widely applied in various OS systems because of its advantages of high-speed network transmission and standardization. Furthermore, TCP/IP has the functions of retransmission and flow control, so it can ensure data's security and stability. In recent years, as a transmission Field-bus, it is also widely used in high-energy physics detectors. This article describes a readout method using 10 gigabit network processor applied in silicon pixel detector which is a pixel detector designed for the High Energy Photon Source (HEPS) in China. The PHY layer and the MAC layer of this hardware are both instantiated in FPGA. The logic of hardware can process and read out the data of the detectors. Meanwhile, it wraps up data and send them to TOE (TCP Offload Engine). A kind of bus control protocol interface is also provided, which can facilitate the host computer to read and write the specific register directly through the UDP protocol. Only a piece of FPGA can complete the processing of the TCP and UDP packets. It is important for the miniaturization of the detectors.
I. INTRODUCTION
HEPS is a read-out electronics system based on the BPIX [7] pixel array detector readout chip which is independently designed and developed by the Institute of High Energy Physics. The read-out electronics system uses Field-Programmable Gate Array (FPGA) as the core of digital logic. In order to complete the basic function of the pixel detector, the whole system need to be set up the configuration and read out data chain of the BPIX read-out chips. The prototype of the pixel detector consists of 16 sensor modules, covering an effective detection area of 17.28 cm * 12.48 cm. The detection energy interval is 8 keV -20 keV [2] .By way of transmitting data in real-time at 1K refresh rate, each bandwidth of read-out chain needs at least 4.8Gbps.
II. HARDWARE AND FIRMWARE IMPLEMENTATION

A. hardware implementation
FPGA is the logic core of the data readout firmware. The readout structure of a single module is shown in Figure 1 and 2. The FPGA's IO is directly connected to the pin of the BPIX readout chip so the serial data is transmitted to FPGA. At the same time, the hardware uses DDR3 as data cache and then processes and transfers packets through the high-speed GTX transceiver [4] . For single-module readout system, PHY layer connects directly to the SFP plus interface and through the optical fiber to the upper computer [6] .
1) XTOE:
The 10G TOE and 10 G EMACs are standard IP blocks that can be an interface between User logic via FIFO input or output buses and an XGMII interface of a 10Gb Ethernet PHY. The Full TCP Offload Engine implements 2) firmware structure: The basic firmware framework is shown in Figure 3 . Fast Control module receives external clock and completes clock processing. It also generates the 80Mhz clock required by other internal logic. Simultaneously, this module forwards trigger and completes the function of the signal number decoding. The REG Control module manages the internal registers which can be read or wrote through UDP parsing module. The BPIX module utilizes the registers' information to configure the parameter of ASIC and read data out from the sensors at the same time. As the most important part of the firmware, XTOE module plays the role of TCP/UDP data transmission. It also applies the mode of daisy chain to connect other read-out boards.
The XTOE module is mainly divided into two parts, one is the TCP data processing module and the other is the UDP data parsing module. The way of TCP/UDP data transmission between XTOE and user layer is strictly adhered to the timing relationship required by XTOE IP core.
3) DDR control: Four read-out modules are connected in a serial connection, and the real-time transmission in 1K frame Fig. 3 . firmware structure rate can be achieved when the 5 Gigabit Ethernet is shared. On the one hand, in order to avoid data loss caused by the fluctuations, on the other hand, for the sake of achieving higher frame rate transmission in short time. The hardware need a large capacity memories to temporarily store data. This readout electronics design uses 8 GB DDR3 as data cache, while the control of DDR3 is completed by FPGA. This firmware is implemented using the Memory Interface Generator (MIG) core and an IP block which supports AXI4 interface provided by Xilinx. By this way, DDR3 can be encapsulated into the form of FIFO interface, which facilitates the application of data cache.
4) TCP packets processing module:
As the Figure 4 show, the data between the SOP signal and the EOP signal is continuous, there is no gap, and the data is valid under the write signal. User logic can write data from FIFO to XTOE block based on above time sequence. In this design, FIFO is used to handle the processing of cross clock domain and bandwidth mismatch between XTOE and user layer logic. By this way, the timing of XTOE support is encapsulated into FIFO timing, which is very convenient for user layer logic to process. For the user layer, the firmware parallelized the sensor serial signal from the daughter board and wrote data into the 8G DDR3 for caching. The user logic module reads the data from the DDR3 and transfer each frame into the timing sequence required by the XTOE block. In addition, XTOE core handles data frames into MAC frames and provide an interface with the XGMII bus as the use [5] . 
5) daisy chain connection mode:
To reduce the high complexity of the interfaces and cables, the firmware adopts the connection mode of the daisy chain. It can not only to process the TCP packets from the read-out board, but also the data from the upstream board. Each read-out module is connected to together through Nano-Pitch connectors which with industry-leading port density, multi-protocol support and enhanced signal integrity. Both the upstream and the downstream data are processed simultaneously by the arbitration module with polling operation. This method can enable 4 readout boards connect together which is equivalent to multiple detector module share the same bandwidth. 
6) UDP packets parsing module:
For UDP parsing module, XTOE block provides the same timing relationship as TCP processing module. The only difference is that they are distinguished by a flag. When dealing with UDP packages, a kind of pattern is adopted to read and write internal [1] [3] . After UDP frames are processed by the XTOE block, the UDP logic module parses the packets and translates them into the addresses and data signals, which can be provided to the user layer to read and write the corresponding register.
For Sipixel detector, the parameters of the BPIX readout chip and the setting of the trigger signal required to be configured through the UDP protocol. Because UDP doesnt like TCP which is a handshake protocol and can guarantee the security of the data, so the firmware provides the read back functionality that can ensure UDP packets successfully configure the register for the whole system. The sources from 0 to 10Gbps are generated via two clock (125MHz 156.25mhz) and different bit width data. As shown in Figure 8 , FIFO is used to match data rates of traffic generator and TCP processing module. At the same time, IPERF as the server port measures the throughput . linerity test result: 
2) maximum bandwitdh test measurement:
The measure environment is to use two interconnected readout boards with XTOE IP block, in which FPGA internally generates TCP payload frames. Then it will repeat within the same payload. It also drives the required signals in to the transmit side of FIFO interface. The generators data rate is almost 6Gbps (156.25Mhz clock multiplied by 64bit data, but there is a gap between two packet). One of the readout boards receives the data as the server, and the other sends the data as a client. The vertical axis shows throughput of TCP payload frames and the horizontal axis shows elapsed time starting from receiving the first data frame. The throughput was recorded by the registers every 100 micro seconds. Figure 12 shows the distribution of throughput. From the results, the maximum bandwidth of XTOE TCP transmission can be stabilized at 6.108Gbps.
B. daisy mode measurement
In order to test the polling function in the daisy chain mode, each readout board generates data with different bandwidth and connect to each other through Nano-Pitch connectors. Then the last readout board is connected to the server by the SFP+ module and optical cable. With this approach, the bandwidth of total read-out boards can be measured to verify the feasibility of the daisy chain connection mode. The data rate of the readout board is configured through the UDP protocol. After the processing of DAQ, the UDP packets are transmitted and the data packets are translated by the UDP parsing module. The firmware writes registers by this way, so as to achieve the purpose of controlling data rate.
IV. CONCLUSION
This article introduces a method based on 10 Gigabit FPGA IP block to read out and interact with the silicon pixel detector. The whole hardware is partial verified and tested. Besides, the way of daisy chain mode not only reduces the interface connection of the whole system, but also share the one bandwidth. UDP function has proved that it can read and
